A.T.E. Solutions Info
About Us
Contact Us
Site Map
Short Cuts
Online Store
Books on Test
Build a Test Library
Testability Director Software
Test Flow Simulator Software
Schedule of Courses
On-Site Courses
Test Requirements Analysis
TRD and TPS Development
Testability Consulting
BIST Consulting
ATE Market Consulting
Consultant Reports
BITES single-chip Built-In Tester
BestTest Directory
Test Calendar
Test Definitions
Articles on Test
Test Vendor Directory
Test Products and Services Directory

Test Definitions


Text Search:
All  A  B  C  D  E  F  G  H  I  J  K  L  M  N  O  P  Q  R  S  T  U  V  W  X  Y  Z 
20 Records Found
  Socket or connector into which a plug may be inserted.
Source: Twisted Pair
Jam Programming Language
  The Jam programming and test language is a vendor-and-platform-independent interpreted language for programming devices via the IEEE standard 1149.1 TAP controller, commonly known as JTAG. There are two software components in the Jam programming solution: the Jam Composer and the Jam Player. The Jam Composer writes the Jam file required to program a specific design into a specific device. The Jam Player interprets the Jam file and programs the target device. These elements create a universal language and toolset that addresses all PLDs and all programming methodologies.
Source: Corelis
  The typically intentional or malicious interference with another radio signal.
Source: Xilinx
  A programming language created by Sun Microsystems which began life as a way to connect intelligent devices in the home. It has since evolved into a sprawling set of network software technologies that allow information to be transmitted and shared by a wide variety of devices.
Source: HostPulse
Java chip
  The Java chip is a microchip that, when included in or added to a computer, will enable the execution of or accelerate the performance of Java programs. The Java chip may also be used to run applications in small electronic appliances such as organizers, pagers, and cell phones.
Source: HostPulse
Jelly Bean Device
  An integrated circuit containing a small number of simple logic functions.
Source: Maxfield & Montrose Interactive Inc.
  The rate of change of acceleration with time.
Source: Vibration and Shock
  Random variation in the timing of a signal, especially a clock.
Source: The Free On-line Dictionary of Computing
  A type of analog communication line distortion caused by abrupt, spurious signal variation from a reference timing position, and capable of causing data transmission errors, particularly at high speeds. The variation can be in amplitude, time, frequency, or phase.
Source: Xilinx
  A measurement of the variation in period between clock cycles, which should theoretically be exactly the same period. Less jitter is better.
Source: Wikipedia
Joint Electronic Devices Engineering Council
  (JEDEC) - A part of the Electronic Industries Association (EIA) that publishes specifications and standards for electronic components.
Source: Surface Mount Technology Association
  (JEDEC) - A council which creates, approves, arbitrates, and oversees industry standards for electronic devices. In programmable logic, the term JEDEC refers to a textual file containing information used to program a device. The file format is a JEDEC approved standard and is commonly referred to as a JEDEC file.
Source: Maxfield & Montrose Interactive Inc.
Joint Photographic Experts Group
  (JPEG) - The international consortium of hardware, software, and publishing interests who, under the auspices of the ISO, has defined a universal standard for digital compression and decompression of still images for use in computer systems (commonly called "JPEG" or "JPEG-Standard") JPEG compresses at about a 20:1 ratio before visible image degradation occurs.
Source: Xilinx
Joint Test Action Group
  (JTAG) - Often referred to as IEEE standard 1149.1. IEEE committee focused on chip interface for testing and programming.
Source: Xilinx
Joint Test Action Group
  (JTAG) - Originally the name of the team, through a not uncommon twist of fate, the term has come to be associated with the output of the team. JTAG is now essentially synonymous with the IEEE 1149.1 standard for Test Access Port and Boundary Scan.
Source: NP Test
  (J) - The unit of work and energy.
Source: Twisted Pair
  First name of JTAG Technologies, a provider of boundary-scan solutions for testing and in-system programming.
Source: JTAG Technologies
JTAG Protocol Manager
  (JTAG-PM) - This is the hardware interface between the microprocessor and the boundary-scan infrastructure on the board, delivering and receiving the low-level JTAG protocol signals and responses.
Source: SJTAG
JTAG Switch Module
  (JSM) - A multiplexing switch, allowing a single Test Access Port to be used to operate one of a number of scan chains.
Source: SJTAG
JTAG Test Wrapper
  A test wrapper that uses, and maintains compliance with, the boundary scan architecture, TAP, and TAP controller described in the IEEE 1149.1 Standard. A JTAG test wrapper uses a “slow scan” method that allows functional vectors to be serialized, scanned into the interface, and then applied “all at once” with an update operation. JTAG test wrappers generally do not support the needs of at-speed test or AC test goals. JTAG is mostly associated with the chip package pin interface, and not individual cores.
Source: Inovys
  A small piece of wire used to link two tracks on a circuit board.
Source: Maxfield & Montrose Interactive Inc.
  similar to v-scoring, this is a process that is used when a printed circuit board is pannelized. It allows for a score line to jump over most of the panel border, leaving the border largely intact, and as a result, stronger and more rigid, resulting in a stiffer and stronger assembly panel.
Source: PCB Universe
  Contact or connection between two or more wires or cables. The area where the p-type material and n-type material meet in a semiconductor.
Source: Twisted Pair

20 Records Found